existing 8T SRAM.with the above mentioned parameters, in the next section VI, describes the advanced 8t SRAM is replaced with Source coupled logic, of variable threshold and estimating the different parameters, section VII concludes the efficiency of Transistor logic with all the parameters. and also enhancements and future scope.
II. SRAM Cell Operation & Performance Characterstics
The number of techniques that were proposed in the past few decades for the systems to operate in the subthreshold operation under ultra-low power applications to reduce the supply voltage lesser than threshold voltage, therefore the substantial leakage gate current is reduced especially in nanometer technology.The current that is dissipated during the components under inactive state. And the threshold leakage currents were proposed [6, 14] .
The challenges of subthreshold memory design and a dense, low energy 6-T cell that effectively combats variability. First deep subthreshold 6-T SRAM design were proposed [5] that provides accurate estimation of the effects of process variations balance that is useful for understanding the impact of process variations as it is a bi stable latch. Different types of SRAM bit cells have been proposed to improve the memory failure probability at a given supply voltage. 
III. 6t Sram Cell Operation
6T cells utilize differential write/Read operation, write operation will be performed whenever a change in the transition on the inputs, during this wl is high and output is complementary to the input. Read operation will be performed when there is no change in the transition of the input with WL is high [5] . A sense amplifier converts the differential signal to a logic-level output. Then, at the end of the read cycle, the BLs returns to the positive supply rail. During write,VWL is raised and the BLs are forced to either VDD (depending on the data), overpowering the contents of the memory cell. During hold, VWL is held low and the BLs are left floating or driven to VDD. 6T SRAM cell: The limitation in 6T RAM is static Noise Margin [12] as showed in the graph 4..there should be maximum static noise margin between the read and write operation, when changing the states from write to read.
Graph4 : Static Noise Margin of 6T SRAM cell
write operation when a logic and WL is high a data will be stored into SRAM, for a clock cycle ,and when the logic the data will be remains in the output, once the logic is changed, data in the output will be shifted to another logic.
IV. 8t Sram Cell
Two transistors were added to the 6T SRAM, read and write operations of Performance can be completely separated. A separate read stack is controlled by a Read Word Line (RWL). The remaining 6T portion of the cell is optimized [7] for writing operation, resulting in overall lower Vmin voltage.A Separated data retention element and data output element means that there will be no correlation between the read SNM Cell and l. Thus, an 8TSRAM design [7] contains a write assist in which a horizontally routed VDD line is collapsed as showed in the fig 4. The Fig.5 shows that 8T SRAM bit cell is designed with two sleep mode transistors, connected as pull down mode transistors [7] to achieve low power design mode and to avoid the static noise margin. To write data '1' into SRAM cell the WL is asserted and BL is made high and BLB is low. To write '0' BL is low and BLB keeping high. The values of '0' or '1' can be stored at node Q and its complement at node QB. Reading the stored value at node "Q" by precharging operation. After precharging the Bit Lines (BL=BLB=1) asserting the WL and pulling down the one of the Bit Line low [8] . Data stability is increased with 8T.
9T SRAM Cell
The Fig.5a .demonstrates that 9T SRAM bit cell is to not only to reduce the leakage power also to enhance data stability. The upper sub-circuit of the memory cell is essentially same as 6T SRAM cell. The two write access transistors (M2, M5) are controlled by a write signal (WL). The lower sub-circuit of the cell is composed of the bit line and access transistors (M7,M8), the read access transistor (M9). Operation of M7 and M8 are controlled by the data stored in the cell. M9 is controlled by a separate read signal (RD) [5a.]in write operation WL is asserted and making High and Read signal RD is maintained low. Transistors (M2,M5) are turned ON. Then the data can be stored at node Q. and this data can be Read by asserting read signal RD to high and WL to low. problem n 8T is indicated by occupying larger area and static noise margin is improved. [8] [13] . The schematic diagram of the 9T SRAM cell, for CMOS technology, is shown in Fig.9 . The upper sub circuit of the 9T memory circuit is essentially a 6T SRAM cell with minimum sized devices(composed of M3, M4, M5, M6, M1 and M2).The two write access transistors (M5 and M6) are controlled by a write signal ie word line (WL). The data is stored within this upper memory sub-circuit. The lower sub circuit of the new cell is composed of the bit-line access transistors (M7 and M8) and the read access transistor (M9). The operations of M7 and M8 are controlled by the data stored in the cell. M9 is controlled by a separate read signal (RD) [8] [17] .The 9T SRAM cell completely isolates the data from the bit lines during a read operation. Table: 2 sizing of 9T SRAM The length and widths of the 9T is as showed in the below table. Where the length is constant and width is changing based on the ids and vds relationship [11] . Read access is a single-ended occurs on a separate bit line RBL, which is pre-charge to read access. The word line read word line is also distinct from the write word line. One key Advantage is to separating the read & write word lines and bit lines is that a memory using bit cell can have distinct read and write ports across the circuit. And schematic model is as showed in fig 8. [15] . To make the neutral testing environment all the circuits has been simulated with the same input patterns.
Fig.5a. 9T SRAM sub threshold Circuit

Graph 7. Leakage current variation of SRAM cell with Temperature
Characteristics of 7 and 8 shows comparative analysis of the circuits stated above at 45nm. The simulation results reveal that 8T SRAM Cell at 45nm technology shows always best performance for the range of power consumption, operating frequency and temperature The leakage power and current of the SRAM cells for every 10 degrees rise or fall in temperature about 6-7% for 6T SRAM cell and 8T SRAM has 1-2% of current leakage and 0.1% of power leakage which shows that 8T will be the better one amongst the other SRAM cells [15] .
The power dissipation reduction in SRAMs is not only due to power supply voltage reduction, but also to operating frequency and temperature. All the above figs depicts that SRAM cells at 45nm technology and 8T SRAM cell at 45nm technology shows better performance for the range of frequency and temperature among all the other design approaches [19] for SRAM cell. This paper tries to find out an efficient SRAM memory cell in both the aspects power consumption and speed in terms of power delay product at different technologies [16] . The above table gives us a comparative study of the bit cells based on leakage and temperature at room temperature i.e.,27degrees at the subthreshold voltage operation The paper indicates the comparative results of power consumption; leakage power and delay for both read and write modes of operations in various technologies such as 90nm and 45nm of various SRAM Bit cells. It has been observed that the leakage power is reduced by a factor 43% and 25% in consumption in 90 nm technology, But in 45nm technology power consumption is reduced by a factor of 45 % and leakage power is reduced by a factor of 21%. Delay is reduced in 9T SRAM Bit cell than the 6T/8T SRAM Bit cell. In subthreshold region it is observed that the standard SRAM bit cell performance is given less priority than 8T and 9T SRAM bit cells. The leakage power is reduced by using the high Vth nMOS transistors. Power dissipation reduction in SRAMs is not only due to supply voltage, but also depends on the operating frequency[22] and room temperature. All the above figs portray that SRAM cells at 45nm technology shows better performance over a frequency and temperature among all the other design approaches. This paper found out an efficient SRAM memory cell in both the aspects power consumption and speed in terms of power delay product at different technologies. The above table gives us a comparative study of the bit cells based on leakage at room temperature i.e., 27degrees at the subthreshold voltage operation
Proposed Sram Architecture Schmitt Trigger-Based Sub-Vt 8T Static Ram Using 45 nm By Bit Interleaving Method
SRAM is a type of volatile semiconductor memory to store binary logic '1' and '0' bits. It uses bi stable latch circuitry made of Transistors/MOSFETS to store each bit. An SRAM is designed to fill two needs to provide a direct interface with the CPU at speeds not attainable by DRAMs and to replace DRAMs in systems that require very low power consumption. The design requirement is such that PMOS OFF-state current should be more than the pull-down nMOS transistor leakage current for maintaining data "1" reliably. With increasing process variations and exponential dependence of the sub-threshold current on the threshold voltage, satisfying this design requirement across different process, voltage, and temperature (PVT) conditions may be challenging. [13] Proposed Architecture is designed using Schmitt trigger-based 8T SRAM bit cell illustrated in Fig.[7] . It is similar to the standard 6T SRAM cell, however it is used High-V th nMOS in this design [7] . Two sleep transistors are used in pull down path to minimize the leakage power [15] . These Transistors used for selfcorrecting feedback to achieve stable operation. This cell also reduces dynamic power in active mode.
A. Schmitt Trigger-Based 8t Sram nMOS should win the ratio fight with pMOS. If we want to write data'1' making the WL=1 and one of the bit line keeping High BL(or)BLB=1 and other is 0.Then the value is been written as '1' at node 'Q' and its complement at node 'QB'.
B. Write Operation
In the write operation, WL is enabled to activate the access transistors for data transfer . The proper write operation can be done successfully by consideration of ratio(W/L) of nMOS and pMOS [8] . In sizing of transistors in SRAM bit cell. 
C. Read Operation
In the read operation, BL and BLB are precharged to initial condition and WL is enabled then one of the Bit line (BL/BLB) is enabling to low. The read value can be observed by enabling the Sense Amplifier. The written data can be stored at node 'Q' and its complement at 'QB' in standby mode. This data can be withheld at the node till the read operation being accessed. The leakage has been minimized by using the sleep mode transistors in pull down path and effectively read by acting as feedback transistors.
D. Sense Amplifier
The voltage mode sense amplifier is used for designing. This is the Enhanced Positive Feedback sense amplifier is using to operate the read operation effectively and it can reduces the bit line capacitances by decoupling the nMOS transistors in design shown. The written data can be enhanced effectively h. This design operated at 0.4V and power dissipation is 942.2pW Units. When SE=1.Sense ModeSE=0,Standby Mode operation.
Fig.10. Enhanced Positive Feedback Sense Amplifier
E. Data Write Circuit
Write operation into the memory cell can be done only when the write enable ON. This enable operation can be easily understood by the following circuit Fig.10 . Write operation into the memory cell can be done only when the write enable ON. This enable operation can be easily understood by the following circuit. The design being operate at0.4V and observed delay and power 4.79nS,1.38nW respectively 
F. Decoder And Multiplexer
The proposed Architecture is consisting of decoder and multiplexers for Memory Array operation designed. The 4to16 Decoder is designed using 4input nor-gate design andMux of 16x1 is using four 4x1multiplxers with Nand-gate based design for minimizing area and power.
G. Architecture Of 8 Bit Schmitt Trigger-Based 8t Sram
The proposed architecture of 8 bit ST-based 8T SRAM cells is designed using address decoder, pre-charge circuitry, data write circuitry, sense amplifiers 
V. Conclusion
The paper gives a broad idea about designing of memory cell using number of transistors with different technologies and operating at different subthreshold regions, and has been shown that the comparative results of power consumption(PC), leakage power(PL) and delay (DL)for both read and write modes of operations in various technologies such as 90nm various SRAM Bit cells. Its has observed that the leakage power is reduced by a factor 43% and 25% in consumption in 90 nm technology using 8T transistor modeling.
And in 45nm Technology power consumption is reduced by a factor of 45 % and leakage power is reduced by a factor of 21%. Delay is reduced in 9T SRAM Bit cell than 6T/8T SRAM bit cell. But in subthreshold region it is observed that the standard SRAM bit cell performance is given less priority than 8T and 9T SRAM bit cells. The leakage power is reduced by using the high Vth nMOS transistors.
